TechNewsReel
Live

Project Oberon Migrates to RISC-V to Escape Obsolete Hardware

Developer Rochus Keller has ported Niklaus Wirth's minimalist system to the RV32 architecture, enabling a path toward modern microcontroller hardware.

TechNewsReel Newsroom · August 9, 2026

The Project Oberon System has migrated from its niche RISC-5 architecture to the widely available RISC-V (RV32) standard. This move ensures that Niklaus Wirth's vision of a minimalist, fully documented computer system survives the obsolescence of its original custom hardware.

Developer Rochus Keller executed the migration by moving the original Oberon-07 source code to Oberon 90. This transition was necessary to utilize the OP2 compiler, which provides the required RISC-V backend. Currently, the system operates via a custom RISC-V emulator based on the rv32emu interpreter. This emulator reproduces Wirth's original machine memory map on a 1:1 basis, maintaining the structural integrity of the original system while running on a modern instruction set.

The Pursuit of Simplicity

Project Oberon was designed by Niklaus Wirth as a pedagogical tool—a lean operating system and compiler intended to serve as a complete example of a computer system. The 2013 iteration of the project relied on a custom RISC-5 processor implemented on a Xilinx Spartan-3 FPGA. However, because that specific hardware is no longer readily available and the RISC-5 architecture remains niche, the system faced a practical dead end. By shifting to RISC-V, the system can now target modern, inexpensive hardware that does not require a Memory Management Unit (MMU), staying true to Wirth's philosophy of extreme efficiency.

Implications for Lean Computing

This migration preserves the educational value of the 'simplicity' paradigm by decoupling it from dead hardware and attaching it to an open-standard ISA. According to Keller, moving the system to RISC-V is a "pragmatic way to bring the system to widely available contemporary hardware while preserving the principles that make Oberon valuable." The project serves as a proof of concept that rigorously designed, lean systems remain viable on today's microcontrollers, potentially paving the way for self-hosting systems on low-cost, commodity boards.

Future Hardware Targets

While the system currently resides in an emulated environment, the roadmap includes a transition to physical silicon. Keller has identified the Olimex ESP32-P4-PC board as the target for future iterations. This specific hardware is of particular interest because it features an HDMI connector, which would allow the minimalist Oberon environment to interface directly with modern displays. The success of this hardware port will determine if the system can fully transition from a software simulation to a functional, standalone physical machine.

Sources

Get a notification when a big story breaks. A few a day at most — no spam.